Showing all 3 results

Show sidebar
Show 9 12 18 24
Coding-Based Low-Power Through-Silicon-Via Redundancy Schemes for Heterogeneous 3-D SoCs
Compare

Coding-Based Low-Power Through-Silicon-Via Redundancy Schemes for Heterogeneous 3-D SoCs

, ,
₹4,000.00
Synopsis Ā Ā Ā Ā Ā Ā Ā Ā Ā  Three dimensional integration is one of the promising solutions to check the bare 3D integrated circuits before utilizing
Add to wishlist
Add to cart
Quick view
Design of Adiabatic Quantum-Flux-Parametron Register Files using a Top-Down Design Flow1
Design of Adiabatic Quantum-Flux-Parametron Register Files using a Top-Down Design Flow2
Compare

Design of Adiabatic Quantum-Flux-Parametron Register Files using a Top-Down Design Flow

, ,
₹4,000.00
  Synopsis Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā  Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā Ā  Electricity usage in global data centers is estimated 200 terawatts hour (TWh) each year, or about
Add to wishlist
Add to cart
Quick view
Test-Friendly Data-Selectable Self-Gating (DSSG)
Compare

Test-Friendly Data-Selectable Self-Gating (DSSG)

, ,
₹4,000.00
Abstract ā—¦Ā Ā Ā Ā Ā Ā Ā  Clock networks consume large amounts of dynamic power,Clock gating is a common method for dynamic power reduction, and
Add to wishlist
Add to cart
Quick view